assume that the propagation delay of the and gate is 5 ns, the delay of the inverter is 2 ns, and of the xor gate is 7 ns. what is the minimum clock cycle